conversion of an analog IF signal from a radio frequency (RF) transceiver to a digital baseband signal.
The designed digital IF transceiver adopted a bandpass sampling scheme, also known as under-sampling, in which sampling clock purity is very important [5] , [6] . Because the under-sampling process requires replacement of the RF or IF signal onto the baseband signal in recovering the original signal, signal-to-noise ratio (SNR) degradation by folding, sampling jitter, and analog to digital converter (ADC) quantization noise cannot be avoided [7] .
It is well known that the performance of an OFDM system is highly dependent on the frequency offset error and phase noise at the receiver side compared to a code-division multipleaccess (CDMA) system [8] . Aperture jitter can introduce phase noise in the bandpass sampling process and result in an instantaneous randomly varying frequency offset. The frequency offset results in inter-carrier interference (ICI) and a loss of orthogonality between the subcarriers in an OFDM system [9] . This paper presents the simulation and experimental results that demonstrate the SNR performance of the designed digital IF transceiver operated on hardware that is identical to the hardware of an OFDM system and a CDMA system using an under-sampling scheme, which is closely related to sampling clock jitter characteristics. This paper is organized as follows. In section II, a theoretical background of jitter effect on system performance and the simulation results will be discussed. In section III, we present the overall designed digital IF transceiver architecture and implemented printed circuit board assembly module. In addition, we propose a time jitter generation module. Here, the experimental results presented show the error vector magnitude (EVM) performance to the sampling time jitter of the designed reconfigurable digital IF transceiver for various design systems. Finally, concluding remarks are presented in section IV.
II. Simulation Results
The main contributing factor affecting an analog-to-digital converter (ADC) sampling clock jitter is white noise, phase noise, and spurious components. These components are all merged and emerge as the total amount of jitter. If we assume the input signal as a sinusoidal in ADC processing, then
Here, A is the amplitude and f is the frequency of the input signal. Time derivative of the signal follows (2) and (3). 
In (5), f is the input signal frequency at which the sampling occurs and σ j_RMS is the RMS aperture jitter. As can be seen in (5), the SNR decreases as the input IF and the amount of aperture jitter increase. An alternative SNR expression resulting from a flat wideband signal results in (6) [6] . 1 .
Here, σ t is the phase jitter in RMS seconds, f 0 is the signal frequency, and BW represents the signal bandwidth. When the 10*log is taken to the right side of (6), nearly identical results are found regardless of the bandwidth as long as the condition f 0 > 10 BW is satisfied. We show the simulation results to identify the sampling clock jitter effects on the performance of CDMA and OFDM systems. Figure 1 shows a block diagram of the jitter effect simulation for an HSDPA system.
The input sequences are generated by a random generator and are symbol-mapped in the transmitter. This signal is widely spread and interleaved to be the final HSDPA signal. Then, the baseband signal is upsampled by a factor of 4 and upconverted to an intermediate carrier frequency. The signal is then transmitted through the additive white Gaussian noise channel. At the receiver, the IF band signal is added with the jitter signal while analog-to-digital conversion is processed. Figure 2 shows a block diagram for a WiMAX system simulation. The binary phase shift keying (BPSK) symbol-mapped signals are processed by a typical OFDM system in the transmitter. As the signal bandwidths and digital sample rates differ for each of the The designed digital finite impulse response (FIR) filter specifications for interpolation and decimation are shown in Table 1 according to the HSDPA system and three WiMAX profiles. The same filter coefficient set was used on the downconversion side for the receiver in simulation and hardware implementation.
The simulation parameters in Table 2 show the uplink input signal parameters of each system to verify the SNR degradation according to the amount of time jitter. Each profile of the WiMAX system has the same FFT size but a different subcarrier spacing due to the different signal bandwidth of each profile. All input signals were BPSK modulated. We used the same input parameter for the experimental test in section III. Figure 3 shows the SNR performance degradation due to time jitter for the various system profiles with the same simulation condition. The theoretical curve in Fig. 3 was achieved using (6) .
As can be seen in Fig. 3 , each system including the three WiMAX profiles shows a different SNR performance. In the case of the WiMAX profiles, the SNR values with narrower signal bandwidth profiles are more severely decreased as the amount of jitter is increased. When comparing the HSDPA system to WiMAX 3.75 MHz with similar signal bandwidths, the SNR performance curve shows that the HSDPA system has better performance than the WiMAX system due to specific jitter. Figures 4 and 5 represent the simulation results about the bit error rate (BER) performance due to RMS time jitter when the jitter equals 20 picoseconds (ps) and 60 ps, respectively. The theoretical result curve in the figure means a theoretical BER curve of the BPSK signal and showed as performance criteria. In the case of Fig. 4 , the RMS jitter is introduced to the simulation process with the relatively small amount of 20 ps. Therefore, all the systems against the jitter effect are similar to the theoretical results. Whereas, when the amount of RMS jitter is increased to 60 ns as shown in Fig. 5 , the performance of the WiMAX 1.75 MHz profile, which has the narrowest signal bandwidth among the three WiMAX profiles, shows the worst performance. In addition, the HSDPA system shows a better performance than the WiMAX 3.75 MHz profile, which 
III. Experimental Results

Implementation of Digital IF Transceiver
The transmitter architecture of the transceiver for a HSDPA base station supporting two frequency assignments (FAs) is shown in Fig. 6 . It requires a functional block for frequency upconversion and digital combining of two FA signals for the downlink direction. The digital I/Q baseband signals received from a modem corresponding to each FA are sent to the digital IF transmitter at a rate of four oversamples of the fundamental frequency of the HSDPA system. Each digital signal is interpolated to a higher sample rate signal by passing through the ×4 interpolation FIR filters. In Fig. 6 , each signal is a digital complex quadrature modulated to a higher frequency using a numerically controlled oscillator (NCO) to remove the image signals. After this modulation, the two FA signals are digitally combined to each inphase and quadphase signal entering the commercial DAC chip. Here, ω u1 is 16.16 MHz, ω u2 is 20.96 MHz, and ω c is 61.44 MHz for the HSDPA system.
The DAC operates at a data rate of 61.44 MHz and uses two halfband filters to achieve ×4 interpolation function internally. Finally, it outputs an IF analog signal of 80 MHz after being upconverted by 61.44 MHz via a digital complex quadrature modulation. Table 3 summarizes the main specifications of the digital IF transceiver for the downlink direction of each system. Figure 7 shows the architecture of the receiver side for the uplink direction. The receiver side has two main functions, frequency down-conversion and channelization, that split one ADC output signal into two paths. The input of this receiver is an analog IF signal from an RF transceiver. Here, the RF transceiver down-converts the RF signal from a receiver antenna to an analog IF signal.
The analog IF signal entering the digital IF receiver part is oversampled by an ADC operating with a 61.44 MHz sampling clock rate. This signal is then split into two paths for FA channel splitting. After being demodulated to the baseband signal using the NCO blocks, the output signal is downsampled by a factor of four through a decimation filter adapted to each I and Q path. Here, ω d1 is 16.16 MHz and ω d2 is 20.96 MHz, as shown in Fig. 7 . Table 4 shows the main specifications of the digital IF transceiver for the uplink direction of each system. The implemented transceiver hardware board is represented in Fig. 8 . The transceiver board is operated at the digital processing subsystem rack, which manages external network interfaces and the digital signal processing function of the SDR-based mobile communication base station. The transceiver board can adopt two digital IF conversion modules (DICMs) to support a two-path transmitter and receiver diversity. One DICM on a transceiver board can process two channels simultaneously for one diversity path. In the DICM, a commercial DAC chip with 16 bit resolution was used. It converts a digital signal to an analog signal [10] . The chip has ×2/×4/×8 interpolation functionality internally and has a maximum output sample speed of 400 Msps. In the DICM, the DAC is capable of 245.76 Msps, which is equivalent to ×4 sampling speed of 61.44 MHz. In addition, an off-the-shelf ADC chip, which converts analog signals to digital signals, was used [11] .
The overall digital signal processing for the digital IF block is implemented with a field programmable gate array (FPGA) chip [12] . This FPGA chip provides interpolation filtering, digital programmable NCO, digital complex quadrature modulation, FA combining for the digital up-conversion process, and FA channelization, demodulation, and decimation filtering for down-conversion. Figure 9 represents the overall jitter-effect test configuration for the digital IF transceiver uplink. The transceiver downconverts the analog IF signal of 80 MHz to the digital baseband signal. The EVM value of this baseband signal was measured using commercially available vector signal analyzer equipment.
Experimental Results
The considered performance criterion was EVM, which is the most widely used modulation quality metric in digital communications systems. EVM is the root-mean-squared value of the error vector over time at the instants of the symbol clock transitions [13] . By convention, EVM is usually normalized to the outermost symbol magnitude at the symbol times and expressed as a percentage, as shown in the following equation:
Moreover, EVM with the unit of % RMS may be normalized to the square root of the average symbol power. In this way, EVM can be related to the SNR: The minimum requirement for transmit modulation of the HSDPA system is that the EVM shall not be worse than 12.5% RMS when the base station is transmitting a composite signal that includes 16 QAM modulation [14] . The EVM value of 12.5% RMS yields an SNR of 18.1 dB according to (8) .
The reconfiguration to the HSDPA system and to the three WiMAX profiles was accomplished by downloading software through a middleware platform named reconfigurable base station manager that performs the overall reconfiguration, management, and operation of a SDR-based base station.
The sampling clock used to sample the IF signal was supplied by the suggested PLL module as shown in Fig. 10 . In  Fig. 10 , the clock output of the PLL used as the sampling clock is contaminated by adding the voltage controlled crystal oscillator power to the noisy signal generated by a commercial arbitrary waveform generator. This noisy signal was intentionally generated and combined with the power signal supplied to the sampling clock made up of the PLL circuit. This noisy signal changes the time jitter of the sampling clock. The value of the time jitter of the sampling clock entering the ADC as an encode clock was measured by a spectrum analyzer with a phase noise personality measured in ps.
The captured EVM performance results for each system are presented in Fig. 11 . The spectrum and constellation of each Fig. 12 shows the measured EVM performance degradation represented by a logarithmic curve produced by mapping the measured RMS time jitters in ps to the measured EVM loss sample values. The theoretical curve in Fig. 12 was achieved using (6) .
As can be seen in Figs. 11 and 12 , the experimentally measured values of the EVM performances of the HSDPA system and three WiMAX profiles are similar to the simulation results in Fig. 3 .
In the case of the WiMAX systems, the EVM value decreases as the signal bandwidth decreases. Since the WiMAX 1.75 MHz profile has the narrowest subcarrier spacing among the three profiles, it showed the lowest EVM value. It was found that the time jitter is more critical to a narrower profile in an OFDM system. This is due to the ICI that was affected by the time jitter.
With respect to the time jitter, the HSDPA system outperforms the system with a WiMAX 3.5 MHz profile and comparable signal bandwidth. For example, at 15 ps time jitter, the EVM of the HSDPA system is 5 dB better than that of the WiMAX 3.5 MHz profile. Therefore, we can conclude that the multichannel OFDM system is more susceptible to the sampling time jitter than the multicode HSDPA system with similar bandwidth.
IV. Conclusion
In this paper, we presented an implemented SDR-based reconfigurable digital IF transceiver that can support an HSDPA system and three WiMAX profiles for a mobile communication base station. Additionally, SNR degradation to time jitter effect was evaluated by simulation and by examining the spectrum and constellation on the uplink baseband signal of the transceiver output using off-the-shelf equipment.
The study results verified that the performance degradation of the OFDM system according to the sampling clock time jitter is relatively high compared to a CDMA system. Moreover, performance degradation of the WiMAX 1.75 MHz profile with the narrowest subcarrier spacing was the greatest of the three implemented WiMAX profiles.
